• JEDEC JEP148B
Provide PDF Format

Learn More

JEDEC JEP148B

  • RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT
  • standard by JEDEC Solid State Technology Association, 01/01/2014

$39.00$78.00


A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

Product Details

Published:
01/01/2014
Number of Pages:
38
File Size:
1 file , 290 KB

Related Products

JEDEC JESD 24-6 (R2002)

JEDEC JESD 24-6 (R2002)

This standard describes in detail the method for thermal measurements of Insulated Gate Bipo..

$23.50 $47.00

JEDEC EIA 323 (R2002)

JEDEC EIA 323 (R2002)

This standard is applicable to life testing of lead-mounted semiconductor devices intended f..

$25.50 $51.00

JEDEC JESD625B

JEDEC JESD625B

This standard establishes the minimum requirements for Electrostatic Discharge (ESD) control..

$37.00 $74.00

JEDEC JESD24-12

JEDEC JESD24-12

The purpose of this test method is to measure the thermal impedance of the IGBT (Insulated G..

$28.00 $56.00